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Abstact:  Embedded RAM blocks (BRAMs) in field programmable gate arrays (FPGAs) are 
susceptible to single event effects (SEEs) induced by environmental factors such as cosmic rays, 
heavy ions, alpha particles and so on. As technology scales, the issue will be more serious. In 
order to tackle this issue, two different error correcting codes (ECCs), the shortened Hamming 
codes and shortened BCH codes, are investigated in this paper. The concrete design methods of 
the codes are presented. Also, the codes are both implemented in flash-based FPGAs. Finally, the 
synthesis report and simulation results are presented in the paper. Moreover, the heavy-ion 
experiments are performed, the experimental results indicate that the error cross-section using the 
shortened Hamming codes can be reduced by two orders of magnitude compared with the device 
without mitigation, and no errors are discovered in the experiments for the device using the 
shortened BCH codes.  
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1  Introduction 
With the increased popularization of programmable logic, field programmable 
gate arrays (FPGAs) are gaining interest in space applications due to their 
re-programmability feature [1-3]. However, the sensitivity of FPGAs to single event 
effects (SEEs) is still a major concern in harsh radiation environment [4]. With 
technology evolving, supply voltage and node capacitance present a decline tendency 
[5]. As a result, the critical charge (Qcrit) is scaling down, which makes FPGAs 
become more susceptible to SEEs [6, 7].  
Embedded RAM blocks (BRAMs) are widely applied in FPGAs to satisfy the 
needs of storing data. Compared with the traditional memory, BRAMs are smaller and 
more distributed. Furthermore, the depth and width of BRAMs can be configured with 
different ratios, which makes them more flexible to apply in the design of the digital 
system [8]. Nonetheless, with the continuous decrease in the feature size and increase 
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in the memory density, the reliability of BRAMs is on the hazard due to 
radiation-induced SEEs [9]. Hence, it is quite necessary for the designers to dispose 
some mitigation techniques for meeting the reliability constraints. 
Error correcting codes (ECCs), as a mitigation technique, have been frequently 
adopted in the memory design to improve reliability and tolerate faults [10-12]. In this 
paper, the following codes will be studied: the Hamming codes and the Bose, 
Chaudhuri, and Hocquenghem (BCH) codes. The two codes have been studied in 
some literature. Liu et.al [13] investigated Hamming codes and proposed using the 
codes to protect finite impulse response (FIR) filters. Naseer et.al [14, 15] and Ma 
et.al [16] proposed using the BCH codes to improve memory reliability and 
implemented the codes utilizing 90nm ASIC technology. However, few irradiation 
experiments on the two codes are reported to verify the mitigation effect of the codes. 
In this paper, the shortened Hamming codes and shortened BCH codes are 
investigated and implemented in flash-based FPGAs. In addition, the heavy-ion 
experiments are carried out at the Heavy Ion Research Facility in Lanzhou (HIRFL), 
the experimental results indicate that the error cross-section using the shortened 
Hamming codes can be reduced by two orders of magnitude compared with the 
device without mitigation, and no errors are discovered in the experiments for the 
device using the shortened BCH codes. Therefore, the rationality and effectiveness of 
the codes are verified by the experimental results. 
The paper is organized as follows. In section II, we describe the realization 
methods of the codes and afterwards the structure implemented in FPGAs are 
introduced. In section III, the synthesis report and simulation results are presented, the 
heavy-ion experiments are performed and the experimental results are presented and 
analyzed. Finally, section IV conclusions this paper. 
2  The codes design 
ECC codes employed in this work are the shortened Hamming codes and the 
shortened BCH codes. The block diagram of the ECC design is shown in Fig. 1. 
During the writing process, the parity bits are calculated through the encoder module 
and appended to the input data to form a codeword. Afterwards, the codeword is 
written into BRAMs. During the reading process, the codeword read from BRAMs 
enters the decoder, which detects and corrects the errors, and gets the corrected output 
data. In some cases, the correctable and error flag are also generated at the same time 
by the decoder module. In order to make comparison and statistical analysis, the 
codes are designed with the same length. However, the fundamental theories of 
different ECCs are variant, so the design of the two codes will be discussed in more 
detail in the next sub-sections. 
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Fig.1.  Block diagram of the ECC design 
2.1 The shortened Hamming code 
By properly shortening the Hamming codes discovered by Richard W. Hamming 
in 1950 [17], the shortened Hamming codes (known as Hsiao codes [18]) are 
generated and have the capacity of single error correction and double error detection 
(SECDED). 
The (26, 20) shortened Hamming codes, which consist of 20 information bits and 
6 parity bits with a minimum Hamming distance of four, are implemented in this 
paper. Now we assume that the codeword A=[D19D18D17…D1D0P5P4P3…P0], that is, 
the first 20 numbers are used to express information bits, the other numbers are used 
to express parity bits. If the relationship between the syndromes and the error location 
can be defined by Table 1, we can infer that the syndrome S0 equals 1 only when the 
errors occur in D9, D8, D7, D6, D5, D4, D3, D2, D1, D0 and P0; otherwise, the syndrome 
S0 equals 0. Similarly, the syndromes S5, S4, S3, S2 and S1 can also be deduced from 
Table 1. 
Table 1.  The relationship between the syndromes and the error location 
S5S4S3S2S1S0 Error location S5S4S3S2S1S0 Error location 
000001 P0 101001 D8 
000010 P1 110001 D9 
000100 P2 001110 D10 
001000 P3 010110 D11 
010000 P4 100110 D12 
100000 P5 011010 D13 
000111 D0 101010 D14 
001011 D1 110010 D15 
010011 D2 011100 D16 
100011 D3 101100 D17 
001101 D4 110100 D18 
010101 D5 111000 D19 
100101 D6 … … 
011001 D7 000000 No error 
Submitted to ‘Chinese Physics C' 
 
Base on the above theory, the syndromes can be generated and expressed with the 
Eq. (1). Furthermore, the Eq. (1) can be expressed as the matrix Eq. (2). The matrix 
equation can be simplified as ST=H∙AT, where S is the syndrome matrix, H is the 
parity-check matrix, A is the codeword and T is the matrix transposition. 
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Once the Eq. (1) or Eq. (2) is generated, the encoder and decoder of the (26, 20) 
shortened Hamming codes can be deduced easily. During the process of encoding, the 
syndrome matrix S equals 0, which means no errors. In other words, the matrix 
equation can be changed as H∙AT=0, which can be expressed as the matrix Eq. (3). 
Hence, the parity-check bits P5, P4, P3 …P0 can be calculated via the matrix Eq. (3) 
and the codewords are generated when the parity-check bits are appended to the 
information bits D19, D18, D17 …D1, D0. During the decoding process, the syndrome 
matrix S is generated firstly via the Eq. (1) or Eq. (2). When single error happen, the 
error can be corrected because the number of ones in the syndrome matrix S is odd 
and the error location can be decided according to Table 1. When double error happen, 
the error can be detected because the number of ones in the syndrome matrix S is 
even.  
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2.2 The shortened BCH code 
The BCH codes form a large class of powerful random error-correcting cyclic 
codes. It can be designed with specific rules and correct more random errors [19]. The 
ECC used in this study is the (26, 16) shortened BCH codes. It consists of 16 
information bits with a minimum distance of 5 and has error correcting capability of 
two errors. 
 The (26, 16) shortened BCH codes is constructed based on the (31, 21) BCH 
codes. The generator polynomial g(X) of the (31, 21) BCH codes is specified in terms 
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of its roots from the Galois field GF (25) and can be calculated by Eq. (4) 
5 2 5 4 3 2 10 9 8 6 5 3
1 3g(X)=LCM{ (X), (X)}=(X +X +1)(X +X +X +X +1)=X +X +X +X +X +X +1    (4) 
where φi(X) is the minimal polynomial, LCM is the least common multiple (LCM). 
On the basis of g(X), the systematic generator matrix G can be generated with the 
following Eq. (5). Moreover, the Eq. (5) can be expressed as the matrix Eq. (6). 
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In order to get the (26, 16) shortened BCH codes, the matrix Eq. (6) have to be 
processed. By deleting the first 5 rows and the first 5 columns of the matrix Eq. (6), a 
reduced generator matrix G is obtained, as shown in the matrix Eq. (7). 
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Similarly, once the generator matrix G, or alternatively the parity-check matrix H 
is generated, the encoder and decoder of the (26, 16) shortened BCH codes can be 
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deduced easily. Here, we assume that the codeword B=[D15D14D13…D1D0P9P8…P0]. 
During the encoding process, the parity-check bits can be calculated by the equation 
B=[D15D14D13…D1D0]∙G. For decoding purposes, conventional employed decoding 
schemes, such as Peterson, Berlekamp and Chain Decoding algorithms, all require a 
multi-cycle latency [14, 19]. To solve this problem, a similar decoding method as the 
above Hamming codes is adopted in this paper. The syndrome matrix S is generated 
via the equation ST=H∙BT, where H is the parity-check matrix and can be deduced 
using the generator matrix G. In detail, the parity-check matrix H and the generator 
matrix G can be expressed as the forms of H=[PIr] and G=[IkQ], where P is the 
transposition of Q. However, the error locations corresponding to the syndrome need 
to be pre-computed and it is relatively complex compared with the shortened 
Hamming codes. 
2.3 The structure implemented in FPGAs 
Based on the above derivation, it is discovered that the encoder and decoder 
structure have the comparability between the shortened Hamming codes and the 
shortened BCH codes. As a consequence, taking BCH codes as an example, this paper 
shows the structure implemented in FPGAs, as shown in Fig. 2. 
Syndrome 
calculation
Error 
pattern
Error 
flag
Error 
corrector
 syn[9:0]
err_flag
      err_loc[25:0]
 corrected_data[25:0]
data_in[15:0]
Parity-check bits 
calculation
 check[9:0]
BRAMs
 wr_data[25:0]  rd_data[25:0]
encoder decoder
(a)
(a)
(b)
(c)
 
Fig.2.  Block diagram of BCH codes with sub-modules: (a) Parity-check bits calculation or 
Syndrome calculation, (b) Error corrector, (c) Error flag. 
For encoder, it is implemented through XOR operation. As shown in Fig. 3(a), 
the parity-check bits are calculated and appended to the data bits. The codeword is 
generated and stored in BRAMs. For decoder, it can be divided into the following 
sub-modules: syndrome calculation (Fig. 3(a)), error pattern, error corrector (Fig. 3(b)) 
and error flag (Fig. 3(c)). The decoding starts by reading the codeword from BRAMs. 
Afterwards, the syndromes are calculated through the syndrome calculation module. 
In fact, the circuit for the syndrome calculation, implemented through XOR operation, 
is similar with the parity-check bits calculation. And the syndrome should be 
evaluated to zero if there are no single event upsets (SEUs). But when SEUs happen, 
the syndrome should be nonzero. Meanwhile, the error flag can be generated through 
OR operation of the syndromes, as shown in Fig. 3(c). In addition, different errors 
will correspond to different error pattern. The error location can be determined by the 
error pattern which need to be computed in advance. At last, the corrected data can be 
generated through XOR operation between the read codeword and the error location 
as shown in Fig. 3(b). 
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(b)                                    (c) 
Fig.3.  More detailed schematic of the sub-modules: (a) Parity-check bits calculation or 
Syndrome calculation, (b) Error corrector, (c) Error flag. 
3  Results and discussion 
In the previous sections, the coding methods and the structure implemented in 
FPGAs have been presented. In this section, the results obtained for the two codes 
will be discussed and analyzed. First, the FPGA synthesis report will be discussed and 
afterwards the simulation results will also be presented. Then, the heavy-ion 
experiments are performed and the experimental results will be presented and 
discussed. In addition, it is necessary to illustrate that the concrete design is 
implemented on the device APA600PQ208I, a flash-based FPGA from Microsemi’s 
ProASIC PLUS product family. The product family is fabricated with a 0.22um 
feature size and 4 layer metal CMOS process. The product family has up to 1 million 
system gates, 88 embedded block RAMs (each consisting of 2304bits) [20]. 
3.1 Synthesis and simulation 
3.1.1 Synthesis results 
The design is synthesized using the Synplify Pro tool. The synthesis report of the 
resource occupation of the encoders and decoders have been documented in Table 2.  
For the encoders, the core cell usage for the shortened BCH codes is slightly higher 
than the shortened Hamming codes, the ratio is 1.36. But for the decoders, the core 
cell usage for the shortened BCH codes is much higher than the shortened Hamming 
codes, the ratio is 7.11. This can be explained by the fact that the different resource 
usage of the error pattern is the main reason. Specifically, the error pattern of the 
Hamming codes needs to check 26 ( 1
26C ) values, while the error pattern of the BCH 
codes needs to check 351 ( 1 2
26 26C C ) values. Furthermore, the calculation of the parity 
bits and the syndromes for the shortened BCH codes is relatively complex compared 
with the shortened Hamming codes. As a result, more resource is occupied for the 
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shortened BCH codes. 
Table 2.  FPGA core cell usage of the encoders and decoders 
Codes Encoder Decoder 
Hamming 45 128 
BCH 61 910 
3.1.2 Simulation results 
In order to verify the validity of the codes, simulations using the ModelSim tool 
from Mentor Graphics are carried out before the irradiation experiments. In the 
simulation process, the method of fault injection is adopted to simulate the upset.  
As an example, a logical “checkerboard” pattern of alternating 0 and 1 value is 
written into the BRAMs, meanwhile, the errors including 1 bit error and 2 bits error 
are also injected into the BRAMs. Simulation diagrams selected from the simulation 
results have been illustrated in Fig. 4 and Fig. 5. For the shortened Hamming codes, 1 
bit error (Fig. 4 (a)) is corrected, also, the error flag and the corrected flag are set high 
simultaneously to indicate that it is a correctable error. 2 bits error (Fig. 4 (b)) is 
detected, besides, only the error flag is set high to indicate that it is an uncorrectable 
error. For the shortened BCH codes, 1 bit error (Fig. 5 (a)) and 2 bits error (Fig. 5 (b)) 
are all corrected, and the error flag is also set high to indicate that an error has 
occurred. As a consequence, the effectiveness of the codes can be proven by 
simulations. 
 
(a) 
 
(b) 
Fig.4.  Simulation diagrams of the shortened Hamming codes: (a) 1 bit error, (b) 2 bits error. 
 
(a) 
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(b) 
Fig.5.  Simulation diagrams of the shortened BCH codes: (a) 1 bit error, (b) 2 bits error. 
3.2 Heavy-ion experiment 
3.2.1 Devices under test 
In the experiment, the devices were de-capped using an acid etching machine so 
that heavy ions could reach the sensitive regions before the irradiation experiment, as 
shown in Fig. 6. In order to enhance the experimental accuracy, three pieces of test 
chips were selected as the experimental samples as follows: one chip, defined as 
DUT1 and served as a control group, was designed without mitigation; other two test 
chips were the main objects of observation and mitigated in terms of the above ECC 
designs respectively, one adopting the shortened Hamming codes is defined as DUT2 
and the other adopting the shortened BCH codes is defined as DUT3. 
 
Fig.6.  The picture of device under test on the daughter board 
3.2.2 Description of the experimental setup 
The irradiation experiments were carried out at the HIRFL, using 209Bi ions with 
initial energy of 9.5MeV/nucleon. The tests were performed in air and at normal 
incidence. A fixed Linear Energy Transfer (LET) value, 99.8 MeV·cm2/mg, was 
chosen in the experiments. 
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Fig.7.  The flow chart in the irradiation experiments 
The details of the test process are illustrated in Fig. 7. At first, the SEE test 
system needs to be configured. And after the system is configured successfully, the 
DUT is initialized a known state. In the experiments, a logical “checkerboard” pattern 
of alternating 0 and 1 value is adopted. The operating frequency of the DUT is set at 
10MHz all the time. The time interval between the write operation and read 
operation is set as 120 seconds during the tests. And the following information of 
SEU events is recorded in real time during the experiments: error address, error time, 
and error data.  
3.2.3 Results and analysis 
The SEU cross-sections for different DUTs are illustrated in Fig. 8. We can see 
that the device without mitigation (DUT1) is more sensitive than the devices with 
mitigation (DUT2 and DUT3).  
 
Fig.8.  Cross sections for different DUTs 
(Two sigma error bars are plotted for DUT1 and DUT2, but the error bar is too short to be seen for 
DUT1. For DUT3, the downward arrow indicates that no errors were observed at the tested 
fluence of 46681 ions/cm2) 
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In detail, the bits upset event distribution for DUT1 is shown in Fig. 9, 1 bit error 
and 2 bits error were discovered, the corresponding cross-section is 1.17×10-7 cm2/bit 
and 4.56×10-9 cm2/bit, 3 bits error or more didn’t appear. It reveals that 1 bit error and 
2 bits error dominate the total error distribution under the given experimental 
condition. Furthermore, the cross-section of 2 bits error is two orders of magnitude 
lower than the cross-section of 1 bit error. For DUT2, the error cross-section is at the 
order of 10-9 cm2/bit and reduced by two orders of magnitude compared with DUT1. 
For DUT3, no errors were discovered during the course of the experiment. The 
experiment results show that the mitigation methods are effective for the selected 
FPGAs. On the other hand, it can be seen that the shortened BCH codes are more 
effective than the shortened Hamming codes. 
 
Fig.9.  The bits upset event distribution for DUT1 
4  Conclusions 
In this paper, two different ECC mitigation designs for BRAMs have been 
investigated and implemented in flash-based FPGAs. The synthesis report and 
simulation results have been presented. Meanwhile, the heavy-ion experiments using 
209Bi ions are carried out at the HIRFL. For the device mitigated by the shortened 
Hamming codes, the error cross-section is reduced by two orders of magnitude 
compared with the device without mitigation; for the device mitigated by shortened 
BCH codes, no errors are discovered in the experiments. By the above results, the 
rationality and effectiveness of the codes have been verified successfully. In addition, 
the research may provide some references for the relevant semiconductor 
manufacturers to improve the efficiency and reliability of products. 
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